We develop an analytical delay model based on rst and second moments to incorporate inductance e ects into the delay estimate for interconnection lines. Delay estimates using our analytical model are within 15% of SPICE-computed delay across a wide range of interconnect parameter values. We also extend our delay model for estimation of source-sink delays in arbitrary interconnect trees. For the small tree topology considered, we observe improvements of at least 18% in the accuracy of delay estimates when compared to the Elmore model (which is independent of inductance), even though our estimates are as easy to compute as Elmore delay. The speedup of delay estimation via our analytical model is several orders of magnitude when compared to a simulation methodology such as SPICE.
INTRODUCTION
Accurate calculation of propagation delay in VLSI interconnects is critical to the design of high speed systems. Current techniques are based on either simulation or (closed-form) analytical formulas. Simulation tools such as SPICE give the most accurate insight into arbitrary interconnect structures, but are computationally expensive. Transient simulation of lossy interconnects based on convolution techniques is presented in 8, 12] . Faster techniques based on moment computations are proposed in 11, 16, 17] . Since these methods are too expensive to be used during iterative layout optimization, the Elmore delay 2] approximation (which represents the rst moment of the transfer function) is now widely used in the performancedriven design of clock distribution and Steiner global routing topologies. However, Elmore delay cannot accurately estimate the delay for RLC interconnect lines, i.e., the representation for interconnects whose inductive impedance cannot be neglected 4, 6] . Typically, the Elmore delay formula gives good estimates if interconnect lines are RC or overdamped, but gives overestimates for RLC or underdamped interconnects. This inaccuracy can be harmful for current performance-driven routing methods which try to optimize interconnect segment lengths and widths (as well as drivers and bu ers) based on estimated delays. This paper gives a new and accurate analytical delay estimate for distributed RLC interconnects which considers the e ect of inductance. Previous moment-based analysis of RLC lines (e.g., 9, 8] ) can derive a delay estimate only after simulating the response, rather than from an analytical formula. To validate our analysis and delay formula, we model VLSI interconnect lines having various combinations of source and load parameters, and obtain delay estimates from SPICE, Elmore delay and the proposed analytical delay model. The delay estimate using SPICE is extracted from a computed response at the speci ed node, whereas the other two models are closedform expressions. Over our range of test cases, Elmore delay estimates can be quite far from the SPICE-computed delays, while our analytical delay model estimates are within 15% of SPICE delays. We also extend our delay model to estimate source-sink delays in arbitrary interconnect trees. For the small tree topology considered, our delay estimates are again within 18% of SPICE-computed delays, while Elmore delay estimates
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vary by as much as 35% from SPICE-computed delays. Since our analytical model has the same time complexity as the Elmore model, we believe that it can be useful in present-day performance-driven routing methodologies.
PREVIOUS ANALYTICAL DELAY MODELS
The transfer function of an RLC interconnect line with source and load impedance ( Figure 1 ) can be obtained using the ABCD parameters 1] as (1) where = p (r + sl)sc is the propagation constant and Z0 = p R+sL sC is the characteristic impedance; r = R h ; l = L h ; c = C h are resistance, inductance, and capacitance per unit length and h is the length of the line. To compute the RLC line response from the transfer function, the method of Pad e approximation has been used by, e.g., 9, 10] . The output transfer function is expanded into a Maclaurin series of s around s = 0, and the series is truncated to desired order. In general, analytical computation of the exact voltage response is very tedious and is usually in the form of an in nite series. 
A NEW ANALYTICAL DELAY MODEL
We now develop a simple closed-form delay estimate, based on rst and second moments, which to our knowledge is the rst analytical delay model that handles arbitrary threshold voltages and inductance e ects for a distributed line. We model an arbitrary interconnect line as follows: (i) the source is modeled as a resistive and inductive impedance (ZS = RS + sLs), and Real Poles:
The two-pole methodology 6, 17] yields the following response for the case of real poles: v(t) = V0(1 ? s2 s2 ? s1 e s 1 t + s1 s2 ? s1 e s 2 t ) 1 In the early drafts of our paper 6] we also considered exactly the same model; however, we found that it is not as accurate as our present model for various source and load parameters (see 6] for details). Table 2 . 90% threshold delay estimates for combinations of source and load parameters for which the poles of the response are complex (i.e., underdamped response). The interconnect line parameters are r = 0:015 = m, l = 0:246 pH= m and c = 0:176 fF= m and the length of the interconnect is 100 m.
The delay at a given threshold voltage can be computed by solving for time in Equation (5) recursively. One way to solve the recursive Equation (5) The delay estimates using our analytical model are within 15% of SPICE-computed delay estimates, while Elmore delay estimates vary by as much as 33% from SPICE-computed delays. Hence, for the case of complex poles (i.e., underdamped response), the Elmore model is no longer acceptably accurate.
As detailed in 6], we have also considered the special case in which poles are equal, i.e., a double pole con guration. The delay at 90% threshold for this case can be obtained as 0:9 = Kd b 1 2 , which gives a recursive equation for Kd, i.e., Kd = ln(10(1 + Kd)) from which Kd 3:9. Thus, in the case of a double pole we estimate the 90% threshold delay as 0:9 = Kd b1 2 = 1:95b1 (7) which is independent of the inductance value and di erent from the Elmore delay expression. 
where b M K refers to the coe cient of s k in the transfer function Figure 3 . Representation of the main path in the tree, where each distributed line is modeled using RLC segments. Ll (9) For any given source and sink pair the coe cients b1 and b2
can be computed in linear time by traversing the main path and using the above recursive equation. Using the analytical delay model developed in the previous section, we can obtain an analytical delay estimate for RLC interconnect trees using the rst and second coe cients. Thus, the 90% threshold delay at a given sink i, depending on the value of (4M2 ? 3M We evaluate our analytical model by considering the simple interconnection tree shown in Figure 2 . We consider the sink node N4 for delay estimation. Each edge on the main path between the root and node N4 is replaced by a two-L segment model. 3 We then apply the above recursive coe cient computation for the resultant RLC circuit of the main path.
The 90% threshold delays according to both the Elmore model and our new analytical model (Equation (10)) are then computed. We also compute the delay at the given sink node using SPICE3e, where each edge of the tree is modeled using the LTRA (Lossy Transmission Line) model (with SPICE, we rst compute the response at the sink node and then nd the delay for 90% threshold voltage). Table 3 compares delay estimates over a range of interconnect parameters, driver resistance values, and sink load capacitance values: Elmore delay varies by as much as 35% from the SPICE-computed delay, but our new model is within 18% of the SPICE delay for all examples. Note that our delay estimates also require three orders of magnitude less computation than SPICE, since they have the same time complexity as the Elmore delay estimate.
CONCLUSIONS
Fast delay estimation methods, as opposed to simulation techniques, are needed for incremental performance-driven layout synthesis. Elmore delay based estimation methods, although e cient, cannot accurately estimate the delay for RLC interconnect lines. We have obtained an analytical delay model, based on rst and second moments of RLC interconnection lines, which considers the e ect of inductance. The resulting delay estimates are signi cantly more accurate than Elmore delay estimates We also extend our delay model to estimate source-sink delays in arbitrary interconnect trees. For the small tree topology considered, we observe improvement of at least 18% in the accuracy of our delay estimates, compared to the Elmore model. Since our model has the same time complexity as the Elmore model, we believe it can be valuable in modern iterative layout synthesis methodologies. Ongoing work applies our analytical model to delay-driven routing tree construction, zero-skew routing, and delay estimation in nets spanning multiple routing layers (i.e., with modeling of vias).
Line Para. C L Delay (ps) (/ m) (pF) SPICE Elmore New Model Table 3 . 90% threshold delay values for a wide range of interconnect parameters at Node 4 of the tree in Figure 5 . The driver resistance is RS = 10 . We compare SPICE LTRA, and the Elmore model, against our analytical delay model.
